

SIMATS ENGINEERING
Department of Computer Science and Engineering
ASSESSMENT TOOL 2 – CONCEPT MAPPING

Course Code:	CSA12 20	Course Title:	Computer Architecture
CO Assessed:	CO1 – Precision (BL4)	Assessment:	Concept Mapping
Weightage:	35%	Total Marks:	100
CO1 Statement:	Analyse the functional units of a computer system including CPU, memory, bus structures, and I/O components by examining instruction execution cycles, addressing modes, and performance metrics such as CPI, clock cycles, and benchmarking		
Student Name:	T. Rishitha	Reg. No.:	192472396
Section / Batch:	2024	Date:	17/07/26

Instructions to Students

- Identify the key computer architecture concepts, components, and performance parameters mentioned in the given topic or scenario.
- Organize the identified concepts logically by establishing relationships between CPU, memory, I/O devices, bus structures, instruction execution cycle, and performance metrics.
- Represent the concepts using an appropriate concept map with clear nodes, connecting lines, and meaningful linking phrases.
- Demonstrate the hierarchy and interdependence among concepts, showing how one concept influences or interacts with another.
- Ensure the concept map is complete, accurate, well-structured, and easy to understand by using appropriate terminology and logical connections.

QUESTIONS

1. A computer manufacturer is designing a workstation for engineering simulations that frequently exchanges data between the processor, memory, and peripheral devices. Design a concept map illustrating the interaction among the CPU, Memory Unit, Input Unit, Output Unit, and I/O devices, showing how instructions and data move through the system during program execution. How do the functional units of a computer system cooperate to execute instructions efficiently?
2. A software developer notices that an application takes longer to execute because several instructions require multiple memory accesses. Develop a concept map showing how the Fetch, Decode, and Execute stages of the instruction cycle are related to memory access, instruction execution, and control flow. How does each stage of the instruction execution cycle contribute to the successful execution of a program?
3. A data center experiences communication delays because the processor, memory, and I/O devices frequently compete for access to the system bus. Prepare a concept map demonstrating the relationships among Single-bus, Multi-bus, and Hierarchical Bus organizations and their connections to the CPU, Memory, and I/O devices. How do different bus organizations improve communication efficiency and reduce system bottlenecks?
4. A microprocessor programmer is developing software for both 8085 and 8086 systems and must understand how instructions access data stored in memory. Represent the relationships among the instruction sets, register organization, addressing modes, memory organization, and memory segmentation (8086) using a concept map. How do the architectural differences between the 8085 and 8086 affect instruction execution and memory management?
5. A firmware engineer is examining machine code stored in memory while debugging an embedded application. Create a concept map explaining the relationships between Binary and Hexadecimal Number Systems, instruction representation, memory storage, data conversion, and CPU interpretation. How do binary and hexadecimal representations simplify instruction execution, memory organization, and debugging in computer systems?

Code of Conduct [192472396]

I T. Rishitha (Name / Reg No) certify that this submission is my original work and that I have adhered to the guidelines specified for this assessment. I understand that any violation of academic integrity rules will result in disciplinary action.

Signature of the Student: T. Rishitha

RUBRICS FOR CALCULATION

Criteria	Weightage	Level 4 – Exemplary (5 Marks)	Level 3 – Proficient (4 Marks)	Level 2 – Developing (2–3 Marks)	Level 1 – Beginning (0–1 Mark)
Concept Identification	25%	Identifies all key concepts from literature accurately and comprehensively	Identifies most key concepts with minor omissions	Identifies limited concepts; some are irrelevant or missing	Fails to identify essential concepts
Linkages	25%	Establishes clear, meaningful, and accurate relationships between concepts	Shows correct relationships with minor gaps	Relationships are weak, unclear, or partially incorrect	No meaningful relationships established
Organization	20%	Concepts are well-structured hierarchically with logical flow and grouping	Mostly organized with minor structural issues	Some organization but lacks clear hierarchy	No logical organization or structure
Integration of Literature	20%	Integrates multiple studies effectively to show connections and comparisons	Shows some integration of literature	Limited integration; mostly isolated concepts	No integration of literature evidence
Clarity	10%	Concept map is clear, neat, visually structured, and easy to interpret	Generally clear with minor readability issues	Clarity is reduced; difficult to interpret in parts	Poorly presented and hard to understand

Marks Evaluation:

Q. No	Concept Identification (25)	Linkages (25)	Organization (20)	Integration of Literature (20)	Clarity (10)	Total (out of 100)
1	/ 4	/ 4	/ 4	/ 4	/ 4	
2	/ 4	/ 4	/ 4	/ 4	/ 4	
3	/ 4	/ 4	/ 4	/ 4	/ 4	
4	/ 4	/ 4	/ 4	/ 4	/ 4	
5	/ 4	/ 4	/ 4	/ 4	/ 4	
	/ 25	/ 25	/ 20	/ 20	/ 10	/ 100

Course Coordinator

Faculty Incharge

Reg. No : 192472596

COL-A7 2


Course code : C1A1220

Course Name: Computer Architecture

COL- Assessment Tool- 2

Work Station for Engineering Simulations

CPU-Memory-I/O Interaction



Functional unit Cooperation


* CU Coordinates all operations * ALU performs Calculation * Register store temporary data * I/O devices exchanges with System.

Instruction Execution Cycle

Fetch → Decode → Execute

Fetch:

- * CPU fetches instruction from memory
- * Instruction copied to IR



Memory

101101---


Decode:

- * Control decodes the instruction
- * Determines operation type




Execute:

- * ALU performs the operation
- * Data read from register/memory if needed



Store/Write back:

- * Result written back to memory/Register
- * update status flag




Control flow:

- * Check for next instruction address
- * Repeat cycle



Continuous cycle until program ends


Component { Involved
* program Counter (PC)
* Instruction Register IR
* CU
* ALU
* Register
* Memory




How Each Stage Contributed
Fetch → get Instruction
Decode → under stand
Execute → perform operations
Store
Control

Communication in data center


Bus organizations and connections



Bus Types
* Address bus - Carries Memory addresses
* Data Bus - Carries data
* Control bus - Carries Control signals



8085 vs 8086 - Instruction Access & Memory Management



Impact of memory Management & Execution.
* 8086 can handle larger programs & data * multitasking

Binary Vs Hexa decimal Representation

Advantages:

